A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms
暂无分享,去创建一个
[1] Dhiraj K. Pradhan,et al. Fault-tolerant computing : theory and techniques , 1986 .
[2] George K. Papakonstantinou. Minimization of Modulo-2 Sum of Products , 1979, IEEE Transactions on Computers.
[3] Kolar L. Kodandapani. A Note on Easily Testable Realizations for Logic Functions , 1974, IEEE Transactions on Computers.
[4] John P. Hayes. On Modifying Logic Networks to Improve Their Diagnosability , 1974, IEEE Transactions on Computers.
[5] Kolar L. Kodandapani,et al. A Note on Minimal Reed-Muller Canonical Forms of Switching Functions , 1977, IEEE Transactions on Computers.
[6] G. Bioul. Minimization of ring-sum expansion of Boolean functions , 1973 .
[7] Amar Mukhopadhyay,et al. Minimization of Exclusive or and Logical Equivalence Switching Circuits , 1970, IEEE Transactions on Computers.
[8] J. Paul Roth,et al. Computer Logic Testing And Verification , 1980 .
[9] Kewal K. Saluja,et al. Minimization of Reed–Muller Canonic Expansion , 1979, IEEE Transactions on Computers.
[10] R. Rudell,et al. Multiple-Valued Logic Minimization for PLA Synthesis , 1986 .
[11] Shimon Even,et al. On Minimal Modulo 2 Sums of Products for Switching Functions , 1967, IEEE Trans. Electron. Comput..
[12] Harry Katzan. The standard data encryption algorithm , 1977 .
[13] Xia Chen,et al. Mapping of Reed-Muller coefficients and the minimisation of exclusive OR-switching functions , 1982 .
[14] Shimon Even,et al. On Minimal Modulo 2 Sums of Products for Switching Functions , 1966, SWAT.
[15] Edward W. Page. Minimally Testable Reed-Muller Canonical Forms , 1980, IEEE Transactions on Computers.
[16] John P. Robinson,et al. A Method for Modulo-2 Minimization , 1982, IEEE Transactions on Computers.
[17] Ben Bennetts,et al. Fault Diagnosis of Digital Systems - a Review , 1971, Computer.
[18] Jean-Pierre Deschamps,et al. Discrete and switching functions , 1978 .
[19] Harold Fleisher,et al. Exclusive-OR Representations of Boolean Functions , 1983, IBM J. Res. Dev..
[20] Stanley L. Hurst. The logical processing of digital signals , 1978 .
[21] P. Besslich. Efficient computer method for ExOR logic design , 1983 .
[22] Dilip K. Bhavsar,et al. Self-Testing by Polynomial Division , 1981, ITC.
[23] K. R. Dimond,et al. Polynomial representation of nonlinear feedback shift registers , 1970 .
[24] Harold Fleisher,et al. A Computer Algorithm for Minimizing Reed-Muller Canonical Forms , 1987, IEEE Transactions on Computers.
[25] Martin S. Schmookler. On Mod-2 Sums of Products , 1969, IEEE Transactions on Computers.
[26] 藤原 秀雄,et al. Logic testing and design for testability , 1985 .
[27] Jr. Sheldon B. Akers,et al. On a Theory of Boolean Functions , 1959 .
[28] Sudhakar M. Reddy,et al. Fault Detecting Test Sets for Reed-Muller Canonic Networks , 1975, IEEE Transactions on Computers.
[29] Peter Calingaert. Switching function canonical forms based on commutative and associative binary operations: The switching function , 1961 .
[30] D. H. Green,et al. Synthesis procedures for switching circuits represented Reed-Muller form over a finite field , 1978 .
[31] SUDHAKAR M. REDDY,et al. Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.
[32] Martin Cohn. Inconsistent Canonical Forms of Switching Functions , 1962, IRE Trans. Electron. Comput..
[33] Mark G. Karpovsky,et al. Finite Orthogonal Series in the Design of Digital Devices: Analysis, Synthesis and Optimization , 1976 .
[34] Robert J. Lechner. Transformations Among Switching Function Canonical Forms , 1963, IEEE Trans. Electron. Comput..