Performance enhancements in BOLD using 'implications'
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.
[2] Louise Trevillyan,et al. Global Flow Analysis in Automatic Logic Design , 1986, IEEE Transactions on Computers.
[3] Robert K. Brayton,et al. Don't cares and global flow analysis of Boolean networks , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[4] Robert K. Brayton,et al. Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Gary D. Hachtel,et al. Verification algorithms for VLSI synthesis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Louise H. Trevillyan,et al. Improved logic optimization using global flow analysis , 1988, ICCAD 1988.
[7] Prabhakar Goel,et al. PODEM-X: An Automatic Test Generation System for VLSI Logic Structures , 1981, 18th Design Automation Conference.
[8] Louise H. Trevillyan,et al. A global approach to circuit size reduction , 1988 .