Design of self-testing and on-line fault detection combinational circuits with weakly independent outputs
暂无分享,去创建一个
[1] Helmut Jürgensen,et al. A model for sequential machine testing and diagnosis , 1992, J. Electron. Test..
[2] Sudhakar M. Reddy,et al. Embedded totally self-checking checkers: a practical design , 1990, IEEE Design & Test of Computers.
[3] Steffen Graf,et al. Error Detection Circuits , 1993 .
[4] Eiji Fujiwara,et al. A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing , 1984, IEEE Transactions on Computers.
[5] Dhiraj K. Pradhan,et al. Recursive Learning: An attractive alternative to the decision tree for test generation in digital ci , 1992, Proceedings International Test Conference 1992.
[6] Yervant Zorian,et al. Optimizing error masking in BIST by output data modification , 1990, J. Electron. Test..
[7] Akihiro Yamamoto,et al. Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Trung-Quôc Lê. Testbarkeit kombinatorischer Schaltungen: Theorie und Entwurf , 1989 .
[9] Eiji Fujiwara,et al. Error-control coding for computer systems , 1989 .
[10] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[11] William C. Carter,et al. Design of dynamically checked computers , 1968, IFIP Congress.