Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision
暂无分享,去创建一个
Woong Choi | Jongsun Park | Kyeongho Lee | Jinho Jeong | Sungsoo Cheon | Kyeongho Lee | Jinho Jeong | Jongsun Park | Woong Choi | Sungsoo Cheon
[1] David Blaauw,et al. A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing , 2020, IEEE Journal of Solid-State Circuits.
[2] Zhuo Wang,et al. In-Memory Computation of a Machine-Learning Classifier in a Standard 6T SRAM Array , 2017, IEEE Journal of Solid-State Circuits.
[3] David Blaauw,et al. Compute Caches , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[4] David Blaauw,et al. Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).
[5] Kaushik Roy,et al. X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] David Blaauw,et al. A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V $V_{\mathrm {DDmin}}$ , 2018, IEEE Journal of Solid-State Circuits.
[7] Sujan Kumar Gonugondla,et al. A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array , 2018, IEEE Journal of Solid-State Circuits.
[8] Yinqi Tang,et al. Scaling Up In-Memory-Computing Classifiers via Boosted Feature Subsets in Banked Architectures , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] David Blaauw,et al. Recryptor: A Reconfigurable Cryptographic Cortex-M0 Processor With In-Memory and Near-Memory Computing for IoT Security , 2018, IEEE Journal of Solid-State Circuits.
[10] Anantha P. Chandrakasan,et al. CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks , 2019, IEEE Journal of Solid-State Circuits.
[11] Hossein Valavi,et al. A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute , 2019, IEEE Journal of Solid-State Circuits.
[12] David Atienza,et al. A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).
[13] Kaya Can Akyel,et al. DRC2: Dynamically Reconfigurable Computing Circuit based on memory architecture , 2016, ICRC.