GALS Partitioning by Behavioural Decoupling Expressed in Petri Nets

Efficient design of a complex heterogeneous system requires detailed knowledge about the periodicity properties of its components and understanding the interaction patterns in their data exchange. Some of this information is usually available at the design time and facilitates basic optimisation through the insertion of sufficiently deep buffers between the communicating sub-systems. However, most of the information, e.g. the amount of data items to transfer or the relative difference in the iteration count of system components between communications, is data-dependent and can only be analysed dynamically at the run time. These data-dependent properties of the system still can be efficiently accounted for in globally asynchronous locally synchronous (GALS) design where the system is partitioned into independently clocked sub-systems that interact with each other in the asynchronous style. In this paper we introduce an approach to GALS partitioning based on the analysis of Petri net models of system components and the complexity analysis of their underlying algorithms.

[1]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[2]  Fei Xia,et al.  Asynchronous system synthesis based on direct mapping using VHDL and Petri nets , 2004 .

[3]  Kenneth Y. Yun,et al.  Pausible clocking-based heterogeneous systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Guy Lemieux,et al.  A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.

[5]  Luca Benini,et al.  Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[6]  Peter Y. K. Cheung,et al.  Asynchronous wrapper for heterogeneous systems , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[7]  Ivan Poliakov,et al.  Workcraft: A Static Data Flow Structure Editing, Visualisation and Analysis Tool , 2007, ICATPN.

[8]  Simon W. Moore,et al.  Demystifying Data-Driven and Pausible Clocking Schemes , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[9]  Charlie Brej.  Wagging Logic: Implicit Parallelism Extraction Using Asynchronous Methodologies , 2010, 2010 10th International Conference on Application of Concurrency to System Design.

[10]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[11]  Diana Marculescu,et al.  Power and performance evaluation of globally asynchronous locally synchronous processors , 2002, ISCA.

[12]  Milos Drutarovský,et al.  A Simple PLL-Based True Random Number Generator for Embedded Digital Systems , 2004, Comput. Artif. Intell..

[13]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[14]  Xin Fan,et al.  Analysis and optimization of pausible clocking based GALS design , 2009, 2009 IEEE International Conference on Computer Design.

[15]  Eckhard Grass,et al.  Enhanced GALS Techniques for Datapath Applications , 2005, PATMOS.

[16]  Johnny Öberg,et al.  Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, DAC '99.

[17]  Hiroshi Saito,et al.  A FAIR OVERHEAD COMPARISON BETWEEN ASYNCHRONOUS FOUR-PHASE PROTOCOL BASED CONTROLLERS AND LOCAL CLOCK CONTROLLERS , 2005 .

[18]  Uzi Vishkin,et al.  A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors , 2011, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[19]  Gary L. Miller.  Riemann's Hypothesis and Tests for Primality , 1976, J. Comput. Syst. Sci..

[20]  Arjen K. Lenstra,et al.  Public Keys , 2012, CRYPTO.

[21]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[22]  Jordi Cortadella,et al.  Microarchitectural Transformations Using Elasticity , 2011, JETC.

[23]  Thomas E. Tkacik.  A Hardware Random Number Generator , 2002, CHES.

[24]  Daniele Ludovicix,et al.  Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs , 2010, DATE 2010.

[25]  Wolfgang Fichtner,et al.  Practical design of globally-asynchronous locally-synchronous systems , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[26]  Xin Fan,et al.  Performance Analysis of GALS Datalink Based on Pausible Clocking , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.