Fault tolerance in a systolic residue arithmetic processor array

The regularity of systolic arrays and the potential for redundancy in residue number systems are used to provide fault tolerance in VLSI systems. The fault tolerance is concurrent with normal circuit operation and allows a continuous flow of correct data when a fault occurs. There is no interruption of valid data flow while the circuits are reconfigured. The technique also obviates the need for ultrahigh-reliability switches and switching control circuits. A fault-tolerant implementation of a finite-impulse-response filter with five residue channels, two of which are redundant, demonstrates the technique. As long as not more than one cell in each processing block is faulty, the filter outputs contain no errors. >

[1]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[2]  Jacob A. Abraham,et al.  Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.

[3]  T.E. Mangir.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSI , 1984, Proceedings of the IEEE.

[4]  Piero Maestrini,et al.  Error Correcting Properties of Redundant Residue Number Systems , 1973, IEEE Transactions on Computers.

[5]  T.E. Mangir,et al.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI , 1984, Proceedings of the IEEE.

[6]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[7]  Renato Stefanelli,et al.  Reconfigurable architectures for VLSI processing arrays , 1986 .

[8]  R. W. Watson,et al.  Self-checked computation using residue arithmetic , 1966 .

[9]  H. T. Kung,et al.  Wafer-scale integration and two-level pipelined implementations of systolic arrays , 1984, J. Parallel Distributed Comput..

[10]  David Mandelbaum.  MANDELBAUM : ERROR CORRECTION IN RESIDUE ARITHMETIC , 2022 .

[11]  J.A. Abraham,et al.  Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures , 1986, Proceedings of the IEEE.

[12]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[13]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .