Optimal VLSI Networks for Multidimensional Transforms

This paper presents a new class of AT/sup 2/-optimal networks for computing the multidimensional discrete Fourier transform. Although optimal networks have been proposed previously, the networks proposed in this paper are based on a new methodology for mapping large K-shuffle networks, K/spl ges/2, onto smaller area networks that maintain the optimality of the DFT network. Such networks are used to perform the index-rotation operations needed by the multidimensional computation. The resulting networks have simple regular layouts, and can be easily partitioned among several chips in order to reduce the number of input-output pins per chip. >

[1]  Ondrej Sýkora,et al.  Tight Chip Area Lower Bounds for Discrete Fourier and Walsh-Hadamard Transformations , 1985, Inf. Process. Lett..

[2]  Izidor Gertner,et al.  VLSI Architectures for Multidimensional Fourier Transform Processing , 1987, IEEE Transactions on Computers.

[3]  Frank Thomson Leighton,et al.  Tight Bounds on the Complexity of Parallel Sorting , 1985, IEEE Trans. Computers.

[4]  H. T. Kung,et al.  The Area-Time Complexity of Binary Multiplication , 1981, JACM.

[5]  Thompson Fourier Transforms in VLSI , 1983, IEEE Transactions on Computers.

[6]  H. T. Kung,et al.  The chip complexity of binary arithmetic , 1980, STOC '80.

[7]  Hussein M. Alnuweiri A New Class of Optimal VLSI Networks for Multidimensional Transforms , 1990, ICPP.

[8]  Franco P. Preparata,et al.  The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).

[9]  Jan van Leeuwen,et al.  Simulation of Large Networks on Smaller Networks , 1986, Inf. Control..

[10]  C. Thomborson,et al.  Area-time complexity for VLSI , 1979, STOC.

[11]  Majid Sarrafzadeh,et al.  Optimal VLSI architectures for multidimensional DFT , 1989, ACM Symposium on Parallelism in Algorithms and Architectures.

[12]  Hussein M. Alnuweiri A New Class of Optimal Bounded-Degree VLSI Sorting Networks , 1993, IEEE Trans. Computers.

[13]  Hussein M. Alnuweiri Routing BPC permutations in VLSI , 1992, Proceedings Sixth International Parallel Processing Symposium.

[14]  Jeffrey D Ullma Computational Aspects of VLSI , 1984 .

[15]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .