Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder

A novel full-swing, low-power and energy-aware full adder using hybrid logic scheme is presented in this paper. At first, a new energy-efficient 10T XOR-XNOR cell is designed by modifying inverter and pass transistor based 3T XOR-XNOR gates combined with a feedback loop. The performance of this new cell is compared with some reported ones and then, using this new cell and two other modules, a novel full adder circuit is proposed and evaluated in TSMC 0.18m CMOS process technology. Post-layout simulations using Cadence Virtuoso tool showed 33%74% and 35%81% improvement in terms of power consumption and power-delay product (PDP), respectively, compared with some well-known counterparts in the literature. Furthermore, high-performance claim of our proposed full adder cell is verified through the process, voltage and temperature (PVT) variations' simulation of the adders. Finally, implementation of different full adders in 4-bit ripple carry adders (RCAs) proved our new design has high performance in the aspects of power dissipation and PDP.

[1]  Seyyed Reza Talebiyan,et al.  Design of new low-power high-performance full adder with new XOR-XNOR circuit , 2015, 2015 International Congress on Technology, Communication and Knowledge (ICTCK).

[2]  Chinnaiyan Senthilpari,et al.  Proposed low power, high speed adder-based 65-nm Square root circuit , 2011, Microelectron. J..

[3]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..

[4]  Gerald E. Sobelman,et al.  New XOR/XNOR and full adder circuits for low voltage, low power applications , 1998 .

[5]  Rangaswamy Nakkeeran,et al.  GDI based full adders for energy efficient arithmetic applications , 2016 .

[6]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[7]  Wan Mimi Diyana Wan Zaki,et al.  Design of a 10-T low power full adder for VLSI applications , 2013 .

[8]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  J. Hauser.  Noise margin criteria for digital logic circuits , 1993 .

[10]  Yintang Yang,et al.  Novel low power full adder cells in 180nm CMOS technology , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.

[11]  Shubhajit Roy Chowdhury,et al.  A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates , 2008 .

[12]  M. A. Bayoumi,et al.  A framework for fair performance evaluation of 1-bit full adder cells , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[13]  Pankaj Kumar,et al.  An Energy Efficient Logic Approach to Implement CMOS Full Adder , 2017, J. Circuits Syst. Comput..

[14]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Shaiful Jahari Hashim,et al.  A low power multiplexer based pass transistor logic full adder , 2015, 2015 IEEE Regional Symposium on Micro and Nanoelectronics (RSM).

[16]  Volkan Kursun,et al.  Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[18]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[20]  Mostafa Rahimi Azghadi,et al.  A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter , 2009, Microelectron. J..

[21]  Vinay Kumar,et al.  Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[23]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[25]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[26]  Yannis Tsividis,et al.  Mixed analog-digital VLSI devices and technology , 1996 .

[27]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.