Using CAD Tools in the Design of CRISP

CRISP is a high-performance 32-bit RISC microprocessor that uses 172,163 transistors in a 1.75¿m CMOS technology. The large chip size of 10.35 mmx 12.23 mm and complexity of the design required an extensive top-down approach in a set of integrated design tools. CAD tools ranged from an instruction set interpreter to detailed timing simulation. Practical problems encountered include communication among different tools and limits on process size, file size, and total compute time. Use of both symbolic compaction and physical layout, while improving initial efficiency, created problems later in the design.

[1]  Brian W. Kernighan,et al.  The C Programming Language , 1978 .

[2]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[3]  A G Fraser Circuit design aids , 1986 .

[4]  Alexander G. Fraser,et al.  Circuit Design Aids on Unix , 1978, 15th Design Automation Conference.

[5]  R DitzelDavid,et al.  Register allocation for free , 1982 .

[6]  Thomas Szymanski,et al.  Goalie: A Space Efficient System for VLSI Artwork Analysis , 1985, IEEE Design & Test of Computers.

[7]  N. H. E. Weste Mulga — an interactive symbolic layout system for the design of integrated circuits , 1981, The Bell System Technical Journal.

[8]  David R. Ditzel,et al.  Introduction to the CRISP Instruction Set Architecture , 1987, COMPCON.

[9]  David R. Ditzel,et al.  Branch folding in the CRISP microprocessor: reducing branch delay to zero , 1987, ISCA '87.

[10]  M. Shoji,et al.  A pipelined 32b microprocessor with 13Kb of cache memory , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Neil Weste Virtual grid symbolic layout , 1981, DAC '81.

[12]  David R. Ditzel,et al.  Register allocation for free: The C machine stack cache , 1982, ASPLOS I.