CANONIC SIGNED DIGIT BASED DESIGN OF MULTIPLIER -LESS FIR FILTER USING SELF - ORGANIZING RANDOM IMMIGRANTS GENETIC ALGORITHM

Signal processing of present era is becoming more and more complex day by day. To meet the demand of modern signal processing, emphasis has been given to develop systems with minimum hardware. As a matter of fact, reduction in hardware complexity of digital filter has emerged as one of the upcoming research areas in present time. This paper highlights the design of multiplier-less finite impulse response (FIR) filter with the aid of an evolutionary optimization technique, namely Self-organizing Random Immigrants Genetic Algorithm (SORIGA). For this purpose, the coefficients of the filter have been encoded by binary and Canonic Signed Digit (CSD) number systems and subsequently optimized by means of SORIGA. Performance of the proposed filter has been analyzed in terms of its frequency and impulse response. Subsequently, hardware cost of the designed filter has been measured by means of a number of performance parameters and compared with few such existing filters from the literature in order to substantiate the efficiency of the proposed design.

[1]  A. Antoniou,et al.  Cascade-Form Multiplierless FIR Filter Design Using Orthogonal Genetic Algorithm , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.

[2]  David M. Raup,et al.  How Nature Works: The Science of Self-Organized Criticality , 1997 .

[3]  Shengxiang Yang,et al.  A self-organizing random immigrants genetic algorithm for dynamic optimization problems , 2007, Genetic Programming and Evolvable Machines.

[4]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[5]  Kok Lay Teo,et al.  A Discrete Filled Function Method for the Design of FIR Filters With Signed-Powers-of-Two Coefficients , 2008, IEEE Transactions on Signal Processing.

[6]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[7]  Andreas Antoniou,et al.  Digital Filters: Analysis, Design and Applications , 1979 .

[8]  Per Bak,et al.  How Nature Works , 1996 .

[9]  Chip-Hong Chang,et al.  Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Abhijit Chandra,et al.  A novel approach for coefficient quantization of low-pass finite impulse response filter using differential evolution algorithm , 2014, Signal Image Video Process..

[11]  Francesco Piazza,et al.  Efficient genetic algorithm design for power-of-two FIR filters , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[12]  Abhijit Chandra,et al.  A novel self-adaptive differential evolution algorithm for efficient design of multiplier-less low-pass FIR filter , 2011 .

[13]  Yong Ching Lim,et al.  A polynomial-time algorithm for designing digital filters with power-of-two coefficients , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[14]  Tapio Saramäki,et al.  A systematic algorithm for the design of multiplierless FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[15]  Abhijit Chandra,et al.  Selection of computationally efficient mutation strategy of differential evolution algorithm for the design of multiplier-less low-pass FIR filter , 2011, 14th International Conference on Computer and Information Technology (ICCIT 2011).

[16]  Guillermo A. Jaquenod,et al.  Digital Signal Processing, A Computer Based Approach . 2nd Edition , 2003 .

[17]  Chao-Liang Chen,et al.  A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients , 1999 .

[18]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[19]  R. M. Hewlitt,et al.  Canonical signed digit representation for FIR digital filters , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[20]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[21]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..