Efficient Output Esd Protection Of High-speed Sram Ic With Well-coupled Technique In Sub-pm Cmos Technology
暂无分享,去创建一个
[1] Charvaka Duvvury,et al. Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.
[2] C. Duvvury,et al. ESD: a pervasive reliability concern for IC technologies , 1993 .
[3] C. Duvvury,et al. The impact of technology scaling on ESD robustness and protection circuit design , 1995 .
[4] Chung-Yu Wu,et al. Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[5] Chung-Yu Wu,et al. Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI , 1996 .
[6] C. Duvvury,et al. ESD Protection Reliability in 1μM CMOS Technologies , 1986, 24th International Reliability Physics Symposium.
[7] Carlos H. Díaz,et al. Building-in ESD/EOS reliability for sub-halfmicron CMOS processes , 1996 .
[8] C. Duvvury,et al. ESD Phenomena and Protection Issues in CMOS Output Buffers , 1987, 25th International Reliability Physics Symposium.
[9] I. Kurachi,et al. Analysis of soft breakdown failure with ESD on output buffer nMOSFETs and its improvement , 1994 .