3D integration: Advantages, enabling technologies & applications

The microelectronic industry has arrived at a crossroads. There is the challenge of continued Moore's Law scaling and the ever-growing consumer demand for smaller, faster electronics with extended and new functionalities. 3D integration is a promising and fast-growing field that addresses the convergence of Moore's Law and more than Moore. 3D integration offers a path for higher performance, higher density, higher functionality, smaller form factor, and potential cost reduction. Through this emerging field, new and improved technologies and integration schemes will be necessary to meet the associated manufacturing challenges; this paper describes the advantages of 3D integration, enabling technologies & the driver applications.

[1]  Luca Benini,et al.  System-level power/performance evaluation of 3D stacked DRAMs for mobile applications , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[3]  Biao Cai,et al.  3D DRAM in Server Application , 2009 .

[4]  Dun-Nian Yaung,et al.  Active pixel image sensor scale down in 0.18 /spl mu/m CMOS technology , 2002, Digest. International Electron Devices Meeting,.

[5]  Bernard Aspar,et al.  Direct wafer bonding & thinning down a generic technology to perform new structures , 2005 .

[6]  Mariam Sadaka,et al.  Building blocks for wafer-level 3D integration , 2009 .

[7]  Nihar R. Mahapatra,et al.  The processor-memory bottleneck: problems and solutions , 1999, CROS.

[8]  John Y. Chen,et al.  GPU technology trends and future requirements , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[9]  M. Facchini,et al.  Stackable memory of 3D chip integration for mobile applications , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  Reiner W. Hartenstein,et al.  Field-Programmable Logic Architectures, Synthesis and Applications , 1994, Lecture Notes in Computer Science.

[11]  U. Gosele,et al.  Feasibility study of VLSI device layer transfer by CMP PETEOS direct bonding , 1996, 1996 IEEE International SOI Conference Proceedings.

[12]  Suss Micro.  Wafer and Die Bonding Technologies for 3D Integration , 2010 .

[13]  P. Kapur,et al.  3-D ICs: Motivation, performance analysis, and technology , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[14]  Kia Bazargan,et al.  Exploring Potential Benefits of 3D FPGA Integration , 2004, FPL.

[15]  Tze-Chiang Chen,et al.  Where CMOS is Going: Trendy Hype vs. Real Technology , 2006, IEEE Solid-State Circuits Newsletter.

[16]  S. Wuu,et al.  High performance 0.25-um CMOS color imager technology with non-silicide source/drain pixel , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).