Numerical simulation approach on stress and strain for chip scale package under thermal cycling

In this paper, a two dimensional with one-half of cross-section model and a three dimensional with one-fourth of whole package model were built respectively to simulate the thermal stress and strain of CSP-SOC. The simulation results show the maximum deformation of the whole package occurs in PCB and the maximum stress and strain occurs in the outer solder balls. In the mean time, it is found that the maximum elastic strain exists in the interface of the solder balls and PCB, but the minimum strain exists in the underfill tape, the whole package stress occurs in the edge area of chip.