Deriving Module Interconnectivity from Behavioral Specifications and Coupling a VLSI Layout Editor for Error-Free Routing