De-synchronization of a point-of-sales digital-logic controller

In this paper, we propose a methodology to de- synchronize a synchronous digital-logic system to obtain a system based-on asynchronous logic with equivalent input/output (I/O) functionality. The motivation is to compare the performance of synchronous and asynchronous implementations, especially on power dissipation and process variation robustness. To de- synchronize the controller, several transformations are made to the synchronous controller, such as (1) removing the clock, (2) replacing registers with asynchronous handshaking latches, (3) inserting matching delays, and (4) inserting pipeline buffers in feedback paths. We apply the de-synchronization methodology to a point-of-sales (POS) digital-logic controller modeled with Verilog hardware description language (HDL), and is based-on the Moore finite state machine (FSM). Gate-level simulation verifies that the asynchronous implementation has equivalent functionality as the synchronous controller. Power simulations show that the asynchronous controller consumes only a fraction of the power (5.4%) of the synchronous controller.

[1]  P.A. Beerel,et al.  High performance asynchronous design using single-track full-buffer standard cells , 2006, IEEE Journal of Solid-State Circuits.

[2]  Narayanan Vijaykrishnan,et al.  Implications of technology scaling on leakage reduction techniques , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[3]  Gene H. Golub,et al.  Matrix computations , 1983 .

[4]  Jun Wang,et al.  Adaptive Clock Gating Technique for Low Power IP Core in SoC Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Nasser A. Kurd,et al.  A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.

[6]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[7]  Carlo Guardiani,et al.  An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects , 2000, Proceedings 37th Design Automation Conference.

[8]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[9]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[10]  Jianping Hu,et al.  Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[11]  K.A. Jenkins,et al.  A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).