De-synchronization of a point-of-sales digital-logic controller
暂无分享,去创建一个
[1] P.A. Beerel,et al. High performance asynchronous design using single-track full-buffer standard cells , 2006, IEEE Journal of Solid-State Circuits.
[2] Narayanan Vijaykrishnan,et al. Implications of technology scaling on leakage reduction techniques , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[3] Gene H. Golub,et al. Matrix computations , 1983 .
[4] Jun Wang,et al. Adaptive Clock Gating Technique for Low Power IP Core in SoC Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[5] Nasser A. Kurd,et al. A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.
[6] Scott Hauck,et al. Asynchronous design methodologies: an overview , 1995, Proc. IEEE.
[7] Carlo Guardiani,et al. An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects , 2000, Proceedings 37th Design Automation Conference.
[8] Steve Furber,et al. Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .
[9] Jens Sparsø,et al. Principles of Asynchronous Circuit Design , 2001 .
[10] Jianping Hu,et al. Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[11] K.A. Jenkins,et al. A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).