An automatic technique for optimizing Reed-Solomon codes to improve fault tolerance in memories

Modern SoC architectures manufactured at ever-decreasing geometries use multiple embedded memories. Error detection and correction codes are becoming increasingly important to improve the fault tolerance of embedded memories. This article focuses on automatically optimizing classical Reed-Solomon codes by selecting the appropriate code polynomial and set of used symbols.

[1]  K. Johansson,et al.  Neutron induced single-word multiple-bit upset in SRAM , 1999 .

[2]  Edward J. McCluskey,et al.  Software-implemented EDAC protection against SEUs , 2000, IEEE Trans. Reliab..

[3]  M. Calvet,et al.  Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections , 2001 .

[4]  G. Robert Redinbo,et al.  Multibit Correcting Data Interface for Fault-Tolerant Systems , 1993, IEEE Trans. Computers.

[5]  Low-complexity finite field multiplier using irreducible trinomials , 2003 .

[6]  Luigi Carro,et al.  A multiple bit upset tolerant SRAM memory , 2003, TODE.

[7]  R. Reed,et al.  Heavy ion and proton-induced single event multiple upset , 1997 .

[8]  Said Hamdioui,et al.  Testing multi-port memories: Theory and practice , 2001 .

[9]  A. Johnston.  Scaling and Technology Issues for Soft Error Rates , 2000 .

[10]  A. D. Houghton.  The Engineer’s Error Coding Handbook , 1997, Springer US.

[11]  L. Carro,et al.  Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[12]  K. Gray.  Adding error-correcting circuitry to ASIC memory , 2000 .

[13]  D. McMorrow,et al.  Investigation of single-ion multiple-bit upsets in memories on board a space experiment , 1999, 1999 Fifth European Conference on Radiation and Its Effects on Components and Systems. RADECS 99 (Cat. No.99TH8471).