A Compact 14 GS/s 8-Bit Switched-Capacitor DAC in 16 nm FinFET CMOS

This paper presents a compact DAC for digital-intensive transmitter architectures. To minimize area and to leverage the strengths of FinFET CMOS, the implementation departs from the traditional current steering approach and consists mainly of inverters and sub-femtofarad switched capacitors. The 14 GS/s 8-bit design occupies only 0.011 mm2 and supports up to 0.32 Vpp signal swing across its differential 100 Ω load. It achieves IM3 < −45.3 dBc across the first Nyquist zone while consuming 50 mW from a single 0.8 V supply.

[1]  Anne-Johan Annema,et al.  A 110mW, 0.04mm2, 11GS/s 9-bit interleaved DAC in 28nm FDSOI with >50dB SFDR across Nyquist , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Bo Zhang,et al.  3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  Seung-Tak Ryu,et al.  A 6b 28GS/s Four-channel Time-interleaved Current-Steering DAC with Background Clock Phase Calibration , 2019, 2019 Symposium on VLSI Circuits.

[4]  Boris Murmann.  The successive approximation register ADC: a versatile building block for ultra-low- power to ultra-high-speed applications , 2016, IEEE Communications Magazine.