Transmission line characterization for high frequency synchronization systems design

The characterization of interconnection lines used in the design of high frequency synchronization systems is presented in this paper. The transmission line characterization is carried out from the corresponding S-parameter measurements of two microstrip line test structures designed and fabricated using an Austriamicrosystems 0.35 µm process technology. The microstrip test structures are fabricated with Metal4 conductor and using Metal1 level as a ground plane. The fabrication of test structures with same characteristics but different length (l1 ≠ l2) is indispensable for the parameter extraction procedure. The transmission line characterization obtained from S-parameter data allows taking into account the frequency dependence of the resistance, inductance, and capacitance parameters associated with the interconnection lines under study. In this way an accurate model for global interconnections which is valid for high operation frequencies can be determined.

[1]  E. Friedman,et al.  Equivalent Elmore delay for RLC trees , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[2]  W. R. Eisenstadt,et al.  High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .

[3]  R. Torres-Torres,et al.  High-frequency interconnect modeling for global signal networks , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[4]  A. Mangan,et al.  De-embedding transmission line measurements for accurate modeling of IC designs , 2006, IEEE Transactions on Electron Devices.

[5]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[6]  Frank O'Mahony,et al.  A 10-GHz global clock distribution using coupled standing-wave oscillators , 2003 .

[7]  Yao-Wen Chang,et al.  Timing modeling and optimization under the transmission line model , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  D.F. Williams,et al.  Characteristic impedance determination using propagation constant measurement , 1991, IEEE Microwave and Guided Wave Letters.

[9]  H.M. Hegazy RLC parasitic extraction and circuit model optimization for Cu/SiO/sub 2/-90 nm inductance structures , 2005, European Gallium Arsenide and Other Semiconductor Application Symposium, GAAS 2005.

[10]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[11]  M. Swaminathan,et al.  A multi-PLL clock distribution architecture for gigascale integration , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[12]  H.M. Hegazy RLC parasitic extraction and circuit model optimization for Cu/SiO/sub 2/-90nm inductance structures , 2005, 2005 European Microwave Conference.

[13]  M. Linares-Aranda,et al.  Fused timing analytical model for repeater insertion and optimization , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..