论文信息 - Leo: a system for cost effective 3D shaded graphics

Leo: a system for cost effective 3D shaded graphics

A physically compact, low cost, high performance 3D graphics accelerator is presented. It supports shaded rendering of triangles and antialiased lines into a double-buffered 24-bit true color frame buffer with a 24-bit Z-buffer. Nearly the only chips used besides standard memory parts are 11 ASICs (of four types). Special geometry data reformatting hardware on one ASIC greatly speeds and simplifies the data input pipeline. Floating-point performance is enhanced by another ASIC: a custom graphics microprocessor, with specialized graphics instructions and features. Screen primitive rasterization is carried out in parallel by five drawing ASICs, employing a new partitioning of the back-end rendering task. For typical rendering cases, the only system performance bottleneck is that intrinsically imposed by VRAM.

Michael F. Deering | Scott R. Nelson | S. R. Nelson | M. Deering

[1] John G. Torborg,et al. A parallel processor architecture for graphics arithmetic operations , 1987, SIGGRAPH.

[2] Salim S. Abi-Ezzi,et al. Tessellation of Curved Surfaces under Highly Varying Transformations , 1991, Eurographics.

[3] Martin White,et al. The Image chip for high performance 3D rendering , 1992, IEEE Computer Graphics and Applications.

[4] D. J. Allerton,et al. MIGS: A Multiprocessor Image Generation System Using RISC-like Microprocessors , 1989 .

[5] Neil Hunt,et al. The triangle processor and normal vector shader: a VLSI system for high performance graphics , 1988, SIGGRAPH.

[6] Michael Deering,et al. High resolution virtual reality , 1992, SIGGRAPH.

[7] John G. Eyles,et al. PixelFlow: high-speed rendering using image composition , 1992, SIGGRAPH.

[8] Michael Kelley,et al. A scalable hardware render accelerator using a modified scanline algorithm , 1992, SIGGRAPH.

[9] David Kirk,et al. The rendering architecture of the DN10000VS , 1990, SIGGRAPH.