Formal Verification of Architectural Power Intent

This paper presents a verification framework that attempts to bridge the disconnect between high-level properties capturing the architectural power management strategy and the implementation of the power management control logic using low-level per-domain control signals. The novelty of the proposed framework is in demonstrating that the architectural power intent properties developed using high-level artifacts can be automatically translated into properties over low-level control sequences gleaned from UPF specifications of power domains, and that the resulting properties can be used to formally verify the global on-chip power management logic. The proposed translation uses a considerable amount of domain knowledge and is also not purely syntactic, because it requires formal extraction of timing information for the low-level control sequences. We present a tool, called POWER-TRUCTOR which enables the proposed framework, and several test cases of significant complexity to demonstrate the feasibility of the proposed framework.

[1]  Witold A. Pleskacz,et al.  Enhanced LEON3 core for superscalar processing , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[2]  Kevin J. Nowka,et al.  Power gating with multiple sleep modes , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[3]  Witold A. Pleskacz,et al.  Enhanced LEON3 Low Power IP Core for DSM technologies , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[4]  Allan Crone,et al.  Functional Verification of Low Power Designs at RTL , 2007, PATMOS.

[5]  Mohamed I. Elmasry,et al.  Low Power Digital Vlsi Design , 2015 .

[6]  Pallab Dasgupta,et al.  Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent , 2010, Design Automation Conference.

[7]  Michael Wallace,et al.  Advanced Configuration and Power Interface , 2009 .

[8]  Amit Srivastava,et al.  Low Power Verification Methodology Using UPF Freddy , 2009 .

[9]  Shireesh Verma.  A Special Issue on Low Power Design and Verification Techniques , 2011, J. Low Power Electron..

[10]  Michael Gschwind,et al.  New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors , 2003, IBM J. Res. Dev..

[11]  Nikitas J. Dimopoulos,et al.  Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction , 2007, SAMOS.

[12]  Margaret Martonosi,et al.  An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[13]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[14]  Pradip Bose,et al.  Multicore power management: Ensuring robustness via early-stage formal verification , 2009, 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.

[15]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[16]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).