Low Power Digital Barrel Shifter Datapath Circuits Using Microwind Layout Editor with High Reliability

Since the performance of portable electronic products increases continuously with demand, there is a need for low power digital VLSI design. Due to limited backup time of batteries, the operating time of portable electronic products is highly restricted. So, the designers now concentrate on low power rather than the speed of the device or system. We implement a 4 bit barrel shifter using different flavors like conventional CMOS logic, pass transistor logic and transmission gate logic styles. Electronic Computer Aided Design (CAD) tools like Microwind and a DSCH are used in our simulations by which the comparison of power in each style is provided. Microwind is used a layout editor and DSCH (Digital Schematic) is used as a schematic editor. Results show that the pass transistor logic consumes less power with minimum area and good performance. We used BSIM4 MOSFET model in 0.12 μm for experimental results. To improve the reliability of the circuits, fault tolerant voter circuits are implemented. The results are compared with the existing approaches and the proposed methods.

[1]  V. Elamaran,et al.  A Case Study of Nanoscale FPGA Programmable Switches with Low Power , 2013 .

[2]  Parag K. Lala,et al.  An Introduction to Logic Circuit Testing , 2008, An Introduction to Logic Circuit Testing.

[3]  . T.Vigneswaran,et al.  A Novel Low Power and High Performance 14 Transistor CMOS Full Adder Cell , 2006 .

[4]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[5]  T. Jayachandra Prasad,et al.  Design of High Performance Arithmetic and Logic Circuits in DSM Technology , 2010 .

[6]  Junjie Peng,et al.  A dependability model for TMR system , 2012, Int. J. Autom. Comput..

[7]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[8]  K. Baskaran,et al.  A New Leakage Power Reduction Technique for CMOS VLSI Circuits , 2012 .

[9]  Volnei Pedroni.  Digital Electronics and Design with VHDL , 2008 .

[10]  Alen Bardizbanyan,et al.  Generation and Exploration of Layouts for Area-Efficient Barrel Shifters , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[11]  V. Elamaran,et al.  A Novel Low Power Adder-Subtractor using Efficient XOR Gates , 2014 .

[12]  John P. Uyemura.  Introduction to VLSI Circuits and Systems , 2001 .

[13]  V. Elamaran,et al.  Low Energy, Low Power Adder Logic Cells: A CMOS VLSI Implementation , 2014 .

[14]  John F. Wakerly,et al.  Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.

[15]  V. Elamaran,et al.  Low power prescaler implementation in CMOS VLSI , 2012, 2012 International Conference on Emerging Trends in Electrical Engineering and Energy Management (ICETEEEM).

[16]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with VHDL Design , 2008 .

[17]  V. Elamaran,et al.  CMOS VLSI Design of Low Power Comparator Logic Circuits , 2014 .

[18]  Rajendra M. Patrikar,et al.  Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits , 2009, Microelectron. Reliab..

[19]  Shaila Subbaraman,et al.  Low Power 2:1 MUX for Barrel Shifter , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.