Impact of vertical RRAM device characteristics on 3D cross-point array design

Resistive switching random access memory (RRAM) is one of the most promising candidates for the next-generation non-volatile memory. To enable large capacity RRAM array, the 3D architecture is needed. In this work, the analyses of different device characteristics, including the RRAM ON/OFF-state resistance (Ron/Roff), I-V nonlinearity ratio and the interconnect material, are performed to find the optimal design point of the 3D RRAM array. The results show that insufficient current drivability of the vertical transistor causes a significant amount of voltage drop on the transistor. The write and read margin conflicts with each other. A high Ron is preferred over a high nonlinearity to improve the write/read margin. A RRAM cell with Ron=500kΩ and nonlinearity=5x can satisfy the specified programming and read sense criterion for a 128×128×16 array, Moreover, the energy consumption (<;nJ/bit) of the write operation outperforms that in NAND FLASH. Finally, a feature size (F) of 30nm and 60nm with equal array densities are compared, which suggests that the downscaling of feature size might not be as crucial as believed and the design constraint can be relaxed as a result.

[1]  Meng-Fan Chang,et al.  A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes , 2013, IEEE Journal of Solid-State Circuits.

[2]  S. Aritome,et al.  Novel 3-dimensional Dual Control-gate with Surrounding Floating-gate (DC-SF) NAND flash cell for 1Tb file storage application , 2010, 2010 International Electron Devices Meeting.

[3]  Jian-Gang Zhu,et al.  Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability , 2008, Proceedings of the IEEE.

[4]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[5]  Shimeng Yu,et al.  Design and optimization methodology for 3D RRAM arrays , 2013, 2013 IEEE International Electron Devices Meeting.

[6]  Young-soo Park,et al.  Low‐Temperature‐Grown Transition Metal Oxide Based Storage Materials and Oxide Transistors for High‐Density Non‐volatile Memory , 2009 .

[7]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[8]  Hisashi Shima,et al.  Resistive Random Access Memory (ReRAM) Based on Metal Oxides , 2010, Proceedings of the IEEE.

[9]  Guido Groeseneken,et al.  Analysis of vertical cross-point resistive memory (VRRAM) for 3D RRAM design , 2013, 2013 5th IEEE International Memory Workshop.

[10]  H.-S. Philip Wong,et al.  Phase Change Memory , 2010, Proceedings of the IEEE.

[11]  H. Ahn,et al.  Realization of vertical resistive memory (VRRAM) using cost effective 3D process , 2011, 2011 International Electron Devices Meeting.

[12]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[13]  Cong Xu,et al.  Modeling and design analysis of 3D vertical resistive memory — A low cost cross-point architecture , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[14]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[15]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[16]  U-In Chung,et al.  Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications , 2006, 2009 Symposium on VLSI Technology.

[17]  Y. Y. Lin,et al.  Multi-layer sidewall WOX resistive memory suitable for 3D ReRAM , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[18]  I. Baek,et al.  Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[19]  G. Lo,et al.  Fully CMOS-Compatible 1T1R Integration of Vertical Nanopillar GAA Transistor and Oxide-Based RRAM Cell for High-Density Nonvolatile Memory Application , 2013, IEEE Transactions on Electron Devices.