Automated SEU fault emulation using partial FPGA reconfiguration

FPGAs are subjected to SEU faults. Fault emulation methods are used to verify the behavior of the system in the presence of fault. In this paper an automated fault emulation approach is presented. An original, fully automated extraction of SEU fault sources is introduced and the injection procedure for various types of faults in FPGA configuration and user memory is explained. Faults are injected during run-time using an embedded microprocessor. Only the resources affected by the faults are reconfigured. A prototype fault injection tool was developed and the approach is demonstrated on two different FPGA applications, micro processor BIST, and AES BIST.

[1]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[2]  Régis Leveugle,et al.  Dependability analysis: a new application for run-time reconfiguration , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[3]  Michel Renovell,et al.  Functional Testing of Processor Cores in FPGA-Based Applications , 2009, Comput. Informatics.

[4]  Mihalis Psarakis,et al.  A low-cost SEU fault emulation platform for SRAM-based FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  Massimo Violante,et al.  A new functional fault model for FPGA application-oriented testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[6]  R. Leveugle,et al.  Using run-time reconfiguration for fault injection applications , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[7]  David de Andrés,et al.  Run-Time Reconfiguration for Emulating Transient Faults in VLSI Systems , 2006, International Conference on Dependable Systems and Networks (DSN'06).

[8]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[9]  Seyed Ghassem Miremadi,et al.  Evaluation of fault-tolerant designs implemented on SRAM-based FPGAs , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..

[10]  Sergio D'Angelo,et al.  A fault injection tool for SRAM-based FPGAs , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..