Design of a hybrid ring oscillator at 1.5/3.0 GHz with low power supply sensitivity
暂无分享,去创建一个
[1] U. Moon,et al. An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, VLSIC 2006.
[2] Keith A. Jenkins,et al. Performance Degradation Analysis and Hot-Carrier Injection Impact on the Lifetime Prediction of $LC$ Voltage Control Oscillator , 2015, IEEE Transactions on Electron Devices.
[3] Ping-Hsuan Hsieh,et al. Minimizing the Supply Sensitivity of a CMOS Ring Oscillator Through Jointly Biasing the Supply and Control Voltages , 2009, IEEE Journal of Solid-State Circuits.
[4] Behzad Razavi,et al. A study of oscillator jitter due to supply and substrate noise , 1999 .
[5] Chulwoo Kim,et al. A CMOS self-regulating VCO with low supply sensitivity , 2004, IEEE J. Solid State Circuits.
[6] Woo-Young Choi,et al. On-Chip Compensation of Ring VCO Oscillation Frequency Changes Due to Supply Noise and Process Variation , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Weixin Gai,et al. A 2.7-GHz digitally-controlled ring oscillator with supply sensitivity of 0.0014%-fDCO/1%-VDD using digital current-regulated tuning , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[8] Xiaoyan Gui,et al. Design of CML Ring Oscillators With Low Supply Sensitivity , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .