4-terminal relay technology for complementary logic
暂无分享,去创建一个
Tsu-Jae King Liu | Rhesa Nathanael | Vincent Pott | Hei Kam | Jaeseok Jeon | T. Liu | J. Jeon | R. Nathanael | V. Pott | H. Kam
[1] Vladimir Stojanovic,et al. Integrated circuit design with NEM relays , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[2] Tsu-Jae King Liu,et al. Design and reliability of a micro-relay technology for zero-standby-power digital logic applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[3] R. Howe,et al. Design Considerations for Complementary Nanoelectromechanical Logic Gates , 2007, 2007 IEEE International Electron Devices Meeting.
[4] M. Horowitz,et al. Circuit-level requirements for MOSFET-replacement devices , 2008, 2008 IEEE International Electron Devices Meeting.
[5] K. R. Williams,et al. Etch rates for micromachining processing , 1996 .
[6] C. W. Low,et al. Characterization of Polycrystalline Silicon-Germanium Film Deposition for Modularly Integrated MEMS Applications , 2007, Journal of Microelectromechanical Systems.
[7] R. Holm. Electric contacts; theory and application , 1967 .