Parallel deblocking filter for H.264 AVC/SVC

This paper presents a parallel and scalable solution for adaptive deblocking filtering in H.264/AVC. While traditionally in deblocking filtering, the edges in a macroblock are processed in a sequential order, this paper demonstrates how algorithm modifications can be used to enable processing multiple consecutive edges at the same time. The proposed method increases the throughput in proportion to the number of edges that are being processed simultaneously without affecting the PSNR and bit-rate. Details of the method to process 2 consecutive edges in parallel as well as extensions to process 4 and 8 consecutive edges, are provided. A dedicated hardware architecture to process 2 edges is presented along with synthesis results. The architecture achieves a 2× increase in throughput at the expense of a 2.2× increase in area and a 1.23× increase in power.

[1]  Faouzi Kossentini,et al.  H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Tian-Sheuan Chang,et al.  An hardware efficient deblocking filter for H.264/AVC , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..

[3]  Wen Gao,et al.  An implemented architecture of deblocking filter for H.264/AVC , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..

[4]  P. Dang High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Tian-Sheuan Chang,et al.  An in-place architecture for the deblocking filter in H.264/AVC , 2006, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[7]  Jani Lainema,et al.  Adaptive deblocking filter , 2003, IEEE Trans. Circuits Syst. Video Technol..

[8]  Miska M. Hannuksela,et al.  H.264/AVC in wireless environments , 2003, IEEE Trans. Circuits Syst. Video Technol..

[9]  Chia-Lin Yang,et al.  A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters , 2009, J. Signal Process. Syst..

[10]  Chung-Ho Chen,et al.  A Memory Efficient Architecture for Deblocking Filter in H.264 Using Vertical Processing Order , 2005, 2005 International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

[11]  Guo-qing Zheng,et al.  An Efficient Architecture Design for Deblocking Loop Filter , 2004 .

[12]  Liang-Gee Chen,et al.  Architecture design for deblocking filter in H.264/JVT/AVC , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[13]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[14]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .