Architecting energy efficient crossbar-based memristive random-access memories

Memristive devices are promising candidates for future high-density, power-efficient memories. The sneak path problem of purely-resistive crossbars and the inherent nanowire voltage drop, however, prevent the use of memristors in large-scale memory systems. In this paper we provide a simple yet flexible 3D memory organization and decoding scheme for memristive crossbars that exploits the benefits of the CMOL interface and avoid the limitations of conventional resistive crossbars. We propose an electrical model of the system to simulate and estimate its delay and energy consumption and show that such memories provide high read/write concurrency with power consumption per read/write operation that is significantly lower than that of DRAM.

[1]  Cong Xu,et al.  Design trade-offs for high density cross-point resistive memory , 2012, ISLPED '12.

[2]  Luke Theogarajan,et al.  A configurable CMOS memory platform for 3D-integrated memristors , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[4]  Amirali Ghofrani,et al.  Towards data reliable crossbar-based memristive memories , 2013, 2013 IEEE International Test Conference (ITC).

[5]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[6]  Dmitri B Strukov,et al.  Four-dimensional address topology for circuits with stacked multilayer crossbar arrays , 2009, Proceedings of the National Academy of Sciences.

[7]  Warren Robinett,et al.  Memristor-CMOS hybrid integrated circuits for reconfigurable logic. , 2009, Nano letters.

[8]  Thomas Vogelsang,et al.  Understanding the Energy Consumption of Dynamic Random Access Memories , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.

[9]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[10]  D. Strukov,et al.  CMOL: Devices, Circuits, and Architectures , 2006 .

[11]  Qiangfei Xia,et al.  Memristor crossbar arrays with junction areas towards sub-10 × 10 nm2 , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[12]  Amirali Ghofrani,et al.  HReRAM: A hybrid reconfigurable resistive random-access memory , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Paul D Franzon,et al.  Scaling constraints in nanoelectronic random-access memories , 2005, Nanotechnology.

[14]  Bonnie A. Sheriff,et al.  A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre , 2007, Nature.

[15]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[16]  D. Strukov,et al.  Resistive switching phenomena in thin films: Materials, devices, and applications , 2012 .

[17]  Amirali Ghofrani,et al.  Vertical integration of memristors onto foundry CMOS dies using wafer-scale integration , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[18]  Kinam Kim,et al.  A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.

[19]  D. Strukov,et al.  Prospects for terabit-scale nanoelectronic memories , 2004 .

[20]  Wen‐Di Li,et al.  Combined helium ion beam and nanoimprint lithography attains 4 nm half-pitch dense patterns , 2012 .

[21]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[22]  C. Hu,et al.  9nm half-pitch functional resistive memory cell with <1µA programming current using thermally oxidized sub-stoichiometric WOx film , 2010, 2010 International Electron Devices Meeting.

[23]  Byung Joon Choi,et al.  Engineering nonlinearity into memristors for passive crossbar applications , 2012 .

[24]  Miguel Angel Lastras-Montaño,et al.  Toward large-scale access-transistor-free memristive crossbars , 2015, The 20th Asia and South Pacific Design Automation Conference.

[25]  Sung-Mo Kang,et al.  Compact Models for Memristors Based on Charge-Flux Constitutive Relationships , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  R. Cavin,et al.  Scaling limits of resistive memories , 2011, Nanotechnology.

[27]  Yong-Bin Kim,et al.  A CMOS low-power low-offset and high-speed fully dynamic latched comparator , 2010, 23rd IEEE International SOC Conference.

[28]  Kyeong-Sik Min,et al.  Two-Step Write Scheme for Reducing Sneak-Path Leakage in Complementary Memristor Array , 2012, IEEE Transactions on Nanotechnology.