Stability analysis of SRAM cell using CNT and GNR field effect transistors

In modern technologies, read stability and write ability have become major concerns in nano regime for static random access memory (SRAM) cell. This paper provides the stability analysis of 6T-SRAM cell using the N-curve method. Various performance parameters namely SVNM, SINM, WTV, and WTI are evaluated for SRAM. Variation of SVNM, SINM, WTV and WTI with scaled supply voltage has been presented. A comparative analysis of CNTFET and GNRFET with conventional CMOS technology using HSPICE tool has been performed. To ensure a fair comparison of (19,0) CNTFET(DCNT=1.49nm) and (13,0) GNRFET(width=1.49nm) dimensions have been chosen for proper circuit size integration. The simulation results show that the SRAM cells designed using CNT and GNR field effect transistors (FETs) have better stability as compared to CMOS technology.

[1]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.

[2]  Saraju P. Mohanty,et al.  Graphene Nanoribbon Field Effect Transistor Based Ultra-Low Energy SRAM Design , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[3]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[4]  Sio-Iong Ao,et al.  Advances in Computational Algorithms and Data Analysis , 2008 .

[5]  José G. Delgado-Frias,et al.  Near-threshold CNTFET SRAM cell design with removed metallic CNT tolerance , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  C. Xu,et al.  Modeling, Analysis, and Design of Graphene Nano-Ribbon Interconnects , 2009, IEEE Transactions on Electron Devices.

[7]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[8]  L. Anghel,et al.  CNTFET basics and simulation , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[9]  Debasish Nayak,et al.  Design of low-leakage and high writable proposed SRAM cell structure , 2014, 2014 International Conference on Electronics and Communication Systems (ICECS).

[11]  H. Wong,et al.  Carbon Nanotube And Graphene Device Physics , 2010 .

[12]  M. Tan,et al.  Device and circuit-level models for carbon nanotube and graphene nanoribbon transistors , 2011 .

[13]  M.B. Srinivas,et al.  Analyzing N-Curve Metrics for Sub-Threshold 65nm CMOS SRAM , 2008, 2008 8th IEEE Conference on Nanotechnology.

[14]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[15]  Jose G. Delgado-Frias,et al.  Near-Threshold CNTFET SRAM Cell Design With Word-Line Boosting and Removed Metallic CNT Tolerance , 2014, IEEE Transactions on Nanotechnology.