Phase Interpolator with Improved Linearity

An analog phase interpolator with improved step linearity is presented in this paper. The linearity is improved by setting the time constant of the output nodes in suitable value and by employing a fine trimming technique. The performance and the improved linearity have been verified with post-layout simulations using a well-established CMOS 65 nm technology and transistors with standard threshold voltages. The clock frequency is at 2.5 GHz and the core voltage supply at 1.2 V. Its low phase noise makes the circuit suitable for high-speed systems where low jitter performance is required.

[1]  T. Finateu,et al.  A digitally controlled 5GHz analog phase interpolator with 10GHz LC PLL , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[2]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[3]  Deog-Kyoon Jeong,et al.  An 128-phase PLL using interpolation technique , 2003 .

[4]  Chih Yang,et al.  Design of high-speed serial links in CMOS , 1998 .

[5]  Yueming Jiang,et al.  A compact phase interpolator for 3.125G Serdes application , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[6]  Abul Hasan Johari,et al.  A 0.5V 6-bit scalable phase interpolator , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[7]  Yoshiyasu Doi,et al.  A CMOS multi-channel 10-Gb/s Transceiver , 2003 .

[8]  Un-Ku Moon,et al.  A Wide-Tracking Range Clock and Data Recovery Circuit , 2008, IEEE Journal of Solid-State Circuits.

[9]  Yiu-Fai Chan,et al.  A portable digital DLL architecture for CMOS interface circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[10]  Zhihua Wang,et al.  A 10Gbps CDR based on phase interpolator for source synchronous receiver in 65nm CMOS , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[11]  Torsten Lehmann,et al.  A 1.2V 2-bit phase interpolator for 65nm CMOS , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[12]  Cai,et al.  A Phase Interpolator CDR with Low-Voltage CML Circuits , 2012 .

[13]  Hirotaka Tamura,et al.  A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.