A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-Time Resolution-Enhanced Sturdy MASH Delta–Sigma Modulator Using Source-Follower-Based Integrators

This paper presents a 2-2 discrete-time (DT) resolution-enhanced sturdy multi-stage noise-shaping (SMASH) delta–sigma modulator. It uses source-follower-based integrators to efficiently increase the operating speed of a DT modulator. A SMASH topology that consists of two second-order low-distortion feed-forward stages provides an enhanced linearity by reducing the sensitivity to the non-ideal gain and distortion of the proposed integrator. The resolution of the proposed SMASH architecture is improved by eliminating the first-stage quantization noise from the output. In order to reduce power and area of the modulator, one 5-bit feedback digital-to-analog converter is shared for both stages, and the number of comparators for a 4-bit quantizer in the second stage is reduced by scaling the signal swing range. The prototype delta–sigma modulator fabricated in a 65-nm CMOS process achieves a 75.8-dB dynamic range and 72.9-dB signal-to-noise-and-distortion ratio (SNDR) in a 20-MHz bandwidth. From a 1.2-V supply voltage operating at a 500-MHz clock frequency, the total power consumption of the prototype modulator is 20.4 mW, corresponding to a Walden and Schreier figure of merits of 141.3 fJ/conversion-step and 165.7 dB, respectively.

[1]  M. Taghizadeh,et al.  Improved unity-STF sturdy MASH ΣΔ modulator for low-power wideband applications , 2015 .

[2]  Seung-Hoon Lee,et al.  A 72.9-dB SNDR 20-MHz BW 2-2 discrete-time sturdy MASH delta-sigma modulator using source-follower-based integrators , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  Pavan Kumar Hanumolu,et al.  Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  J. Rizk,et al.  A 32nm, 1.05V, BIST enabled, 10–40MHz, 11-9 bit, 0.13mm2 digitized integrator MASH ΔΣ ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[5]  Gabor C. Temes,et al.  HigherOrder DeltaSigma Modulation , 2005 .

[6]  P. K. Chan,et al.  Analysis and design of low-distortion CMOS source followers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Hajime Shibata,et al.  A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Yves Rolain,et al.  Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS , 2010, IEEE Journal of Solid-State Circuits.

[9]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[10]  Seung-Chul Lee,et al.  A 15-MHz Bandwidth 1-0 MASH $\Sigma \Delta $ ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR , 2014, IEEE Journal of Solid-State Circuits.

[11]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[12]  Nima Maghari,et al.  Delay based noise cancelling sturdy MASH delta-sigma modulator , 2014 .

[13]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[14]  Jieh-Tsorng Wu,et al.  A 81-dB Dynamic Range 16-MHz Bandwidth $\Delta\Sigma$ Modulator Using Background Calibration , 2013, IEEE Journal of Solid-State Circuits.

[15]  G.C. Temes,et al.  A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators , 2005, IEEE Journal of Solid-State Circuits.

[16]  Ying-Zu Lin,et al.  A 2.4-mW 25-MHz BW 300-MS/s passive noise shaping SAR ADC with noise quantizer technique in 14-nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[17]  Jan Craninckx,et al.  A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[18]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[19]  Pavan Kumar Hanumolu,et al.  A double-sampled low-distortion cascade ΔΣ modulator with an adder/integrator for WLAN application , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[20]  Un-Ku Moon,et al.  74 dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35 dB Open-Loop Opamp Gain , 2009, IEEE Journal of Solid-State Circuits.

[21]  Andrea Baschirotto,et al.  A 6th-Order 100μA 280MHz Source-Follower-Based Single-loop Continuous-Time Filter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  D.A. Johns,et al.  A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[23]  Pavan Kumar Hanumolu,et al.  A 63 dB 16 mW 20 MHz BW double-sampled ΔΣs analog-to-digital converter with an embedded-adder quantizer , 2010, IEEE Custom Integrated Circuits Conference 2010.

[24]  Hae-Seung Lee,et al.  15.1 An 85dB-DR 74.6dB-SNDR 50MHZ-BW CT MASH ΔΣ modulator in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[25]  Boris Murmann,et al.  27.5 A pixel-pitch-matched ultrasound receiver for 3D photoacoustic imaging with integrated delta-sigma beamformer in 28nm UTBB FDSOI , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[26]  Skyler Weaver,et al.  A 66dB SNDR 15MHz BW SAR assisted ΔΣ ADC in 22nm tri-gate CMOS , 2013, 2013 Symposium on VLSI Circuits.