Technology of implementing Viterbi decoder based on FPGA

A new Viterbi decoder with a high rate and parallel structure was presented. A new survivor memory and decoding output (SMDO) method presented was used to implement the new structure. An FPGA based Viterbi decoder was obtained. On the basis of the results of simulations, its advantages in decoding speed and time delay was shown as well.