FPGA Implementation of High-tap Square Root Raised Cosine FIR Filter

Taking the design of 256-tap SRRC FIR filter in DTV demodulation as an example, the FPGA implementation of FIR filters in direct form and transposed form are compared. And then, the advantages and disadvantages of these two forms are analysed.