SPAR: a schematic place and route system

An approach to the automatic generation of schematic diagrams from circuit descriptions is presented. The heuristics that make up the system are based on two principles of schematics readability: functional identification and traceability. SPAR's generation process is broken into five distinct phases: partitioning the netlist, placement of components on the page, global routing, local routing, and the addition of I/O modules. All phases of the generation process use a two-dimensional space management technique based on virtual tile spaces. The global router is guided by a cost function consisting of both congestion and wirelength estimates. The local router uses a constraint-propagation technique to optimize the traceability of lines through congested areas. The data structures and algorithms used allow the system to support incremental additions to the schematic without complete regeneration. A technique for evaluating the quality of schematic drawings is described and applied to the present results. >

[1]  Michael May Computer-generated multi-row schematics , 1985 .

[2]  Amit Misra,et al.  Automatic Generation of Digital System Schematic Diagrams , 1986, IEEE Design & Test of Computers.

[3]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[4]  L. Stok,et al.  From Network to Artwork , 1989, 26th ACM/IEEE Design Automation Conference.

[5]  Michael May,et al.  Placement and routing for logic schematics , 1983 .

[6]  Nils J. Nilsson,et al.  Principles of Artificial Intelligence , 1980, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[7]  Venkat V. Venkataraman,et al.  GEMS: An Automatic Layout Tool for MIMOLA Schematics , 1986, 23rd ACM/IEEE Design Automation Conference.

[8]  John K. Ousterhout,et al.  Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Liang-Gee Chen,et al.  ASG: Automatic schematic generator , 1991, Integr..

[10]  Lawrence P. McNamee,et al.  Structure optimization in logic schematic generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Carl Ebeling,et al.  WireLisp: combining graphics and procedures in a circuit specification language , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[12]  Amit Misra,et al.  Automatic Generation of Digital System Schematic Diagrams , 1985, IEEE Design & Test of Computers.

[13]  James G. Linders,et al.  Automatic generation of logic diagrams , 1976, DAC '76.

[14]  Lawrence P. McNamee,et al.  VISION: VHDL Induced Schematic Imaging on Net-Lists , 1987, 24th ACM/IEEE Design Automation Conference.

[15]  Louis J. Hafer,et al.  Schematic generation with an expert system , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  H. Charles Romesburg,et al.  Cluster analysis for researchers , 1984 .

[17]  Leon Stok,et al.  From network to artwork : automatic schematic diagram generation , 1989 .