High Speed Ultra Low Voltage CMOS inverter
暂无分享,去创建一个
[1] A.P. Chandrakasan,et al. Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.
[2] Yngvar Berg,et al. Ultra low-voltage/low-power digital floating-gate circuits , 1999 .
[3] Rafail Lashevsky,et al. Neuron MOSFET as a way to design a threshold gates with the threshold and input weights alterable in real time , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).
[4] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.
[5] Snorre Aunet,et al. Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[6] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[7] Yngvar Berg,et al. Ultra low voltage CMOS gates , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.
[8] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[9] Tor Sverre Lande,et al. Programming floating-gate circuits with UV-activated conductances , 2001 .
[10] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[11] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .