A methodology for power characterization of associative memories

Content Addressable Memories (CAM) have become increasingly more important in applications requiring high speed memory search due to their inherent massively parallel processing architecture. We present a complete power analysis methodology for CAM systems to aid the exploration of their power-performance trade-offs in future systems. Our proposed methodology uses detailed transistor level circuit simulation of power behavior and a handful of input data types to simulate full chip power consumption. Furthermore, we applied our power analysis methodology on a custom designed associative memory test chip. This chip was developed by Fermilab for the purpose of developing high performance real-time pattern recognition on high volume data produced by a future large-scale scientific experiment. We applied our methodology to configure a power model for this test chip. Our model is capable of predicting the total average power within 4% of actual power measurements. Our power analysis methodology can be generalized and applied to other CAM-like memory systems and accurately characterize their power behavior.

[1]  K. Pagiamtzis,et al.  Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.

[2]  C. A. Zukowski,et al.  Use of selective precharge for low-power on the match lines of content-addressable memories , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[3]  Yu-Jen Huang,et al.  3-D Content Addressable Memory Architectures , 2009, 2009 IEEE International Workshop on Memory Technology, Design, and Testing.

[4]  S. Jindariani,et al.  Design and testing of the first 2D Prototype Vertically Integrated Pattern Recognition Associative Memory , 2015 .

[5]  T. Liu,et al.  A New Concept of Vertically Integrated Pattern Recognition Associative Memory , 2012 .

[6]  Timothy Sherwood,et al.  Modeling TCAM power for next generation network devices , 2006, 2006 IEEE International Symposium on Performance Analysis of Systems and Software.

[7]  Alessandro Colombo,et al.  Next generation Associative Memory devices for the FTK tracking processor of the ATLAS experiment , 2013, 2013 IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC).

[8]  Lawrence Chisvin,et al.  Content-addressable and associative memory: alternatives to the ubiquitous RAM , 1989, Computer.

[9]  Norman P. Jouppi,et al.  Cacti 3. 0: an integrated cache timing, power, and area model , 2001 .

[10]  Byung-Do Yang,et al.  A Low Power Content Addressable Memory Using Low Swing Search Lines , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  K. Pagiamtzis,et al.  Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[12]  Paul D. Franzon,et al.  Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  Ataur R. Patwary,et al.  Low-power Ternary Content Addressable Memory (TCAM) array for network applications , 2009, 2009 International Conference on Communications, Circuits and Systems.