An experimental large capacity semiconductor file memory using 16-levels/cell storage

In recent years, high density and high speed file memories have become increasingly important for achieving higher performance in computer systems. Multilevel storage dynamic memories offer advantages in terms of speed and density for file usage. An experimental 4Mbit memory has been designed and fabricated utilizing a newly developed multilevel storage scheme and unique peripheral circuits. These include a staircase pulse generator for multilevel storage operation, a voltage regulator for maintaining storage level accuracy, an error correcting circuit for protecting the data from alpha-particle-induced soft error, and a timing generator for testing the device as a fully integrated LSI memory.

[1]  J. Yamada,et al.  Circuit techniques for a VLSI memory , 1983 .

[2]  L. G. Heller,et al.  High sensitivity charge-transfer sense amplifier , 1975 .

[3]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[4]  Y. Nakagome,et al.  A 16-levels/cell dynamic memory , 1985 .

[5]  R.I. Kung,et al.  An 8Kx8 dynamic RAM with self-refresh , 1982, IEEE Journal of Solid-State Circuits.

[6]  D.A. Hodges,et al.  Multilevel random-access memory using one transistor per cell , 1976, IEEE Journal of Solid-State Circuits.

[7]  H. Kawamoto,et al.  A 20ns static column 1Mb DRAM in CMOS technology , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  K. Fujishima,et al.  A new multilevel storage structure for high density CCD memory , 1978, IEEE Journal of Solid-State Circuits.

[9]  R. Merrill,et al.  CCD memory using multilevel storage , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.