Data regeneration and disturb immunity of T-RAM cells
暂无分享,去创建一个
Andrea L. Lacaita | Paolo Fantini | Christian Monzio Compagnoni | Alessandro S. Spinelli | H. Mulaosmanovic | N. Castellani | G. Carnevale | D. Ventrice | A. Benvenuti
[1] F. Nemati,et al. A novel capacitor-less DRAM cell using thin capacitively-coupled thyristor (TCCT) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[2] Rajesh Gupta,et al. 32nm high-density high-speed T-RAM embedded memory technology , 2010, 2010 International Electron Devices Meeting.
[3] Andrea L. Lacaita,et al. Reliability investigation of T-RAM cells for DRAM applications , 2014, 2014 IEEE International Reliability Physics Symposium.
[4] F. Nemati,et al. A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[5] Andrea L. Lacaita,et al. Dynamic Analysis of Current-Voltage Characteristics of Nanoscale Gated-Thyristors , 2013, IEEE Electron Device Letters.