Data regeneration and disturb immunity of T-RAM cells

This work presents the first in-depth investigation of data regeneration and disturb immunity of T-RAM cells. Experimental results on deca-nanometer devices reveal that read operations do not compromise cell memory state, contributing, however, to its regeneration only when repeated at high frequency. The separate role of the word-line and the bit-line bias during read is then studied in detail, presenting a clear picture of the physical processes taking place in the device. In so doing, the impact of electrical disturbs on unselected cells coming from read operations in the array are comprehensively addressed.

[1]  F. Nemati,et al.  A novel capacitor-less DRAM cell using thin capacitively-coupled thyristor (TCCT) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[2]  Rajesh Gupta,et al.  32nm high-density high-speed T-RAM embedded memory technology , 2010, 2010 International Electron Devices Meeting.

[3]  Andrea L. Lacaita,et al.  Reliability investigation of T-RAM cells for DRAM applications , 2014, 2014 IEEE International Reliability Physics Symposium.

[4]  F. Nemati,et al.  A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  Andrea L. Lacaita,et al.  Dynamic Analysis of Current-Voltage Characteristics of Nanoscale Gated-Thyristors , 2013, IEEE Electron Device Letters.