Low-Power Analog Associative Processors Employing Resonance-Type Current-Voltage Characteristics

Data-matching function plays an essential role in a number of information processing systems, such as those for voice/ image recognition, codebook-based data compression, image coding, data search applications etc. In order to implement such functions effectively, both proper data representation algorithms and powerful search engines are essential. Concerning the former, robust image representation algorithms such as projected principle edge distribution (PPED) (Shibata et al., 1999; Yagi & Shibata, 2003; Yamasaki & Shibata, 2007) etc. have been developed on the basis of the edge information extracted from original images. Such an algorithm is robust against illumination, rotation, and scale variations, and has been successfully applied to various image recognition problems. Concerning the latter, because search operations are computationally very expensive and time-consuming, it would be better if these operations are carried out by dedicated VLSI associative processors rather than programs running on a general-purpose computer. In this regard, dedicated highly parallel associative processor chips have been developed for the purpose of real-time processing and low-power operation. It has been demonstrated that associative processors can serve as the basis of humanlike flexible computation, and many examples of flexible pattern perception have been demonstrated that are based on analog and digital technologies as well as mixed signal technologies. Digital approaches are accurate in computation, but often require large chip real estate and often consume large power. Analog implementations are preferred in terms of low-power consumption and high-integration density. In this regard, various distancecalculating circuits, which are used to evaluate the similarity (or dissimilarity) between two vectors, have been proposed. Euclidean distance circuits (Tuttle et al., 1993) utilizing MOSFET square-law cells were employed in an 8-bit parallel analog vector quantization (VQ) chip. Konda et al. (1996) and Cauwenberghs & Pedroni (1997) proposed neuron MOSFET (νMOS)-based and charged-based Manhattan-distance evaluation cells, respectively. A νMOS-based Euclidean distance calculator used in a recognition system for handwritten digits was proposed (Vlassis et al., 2001). Kramer et al. (1997) also proposed an analog Manhattan-distance-based content-addressable memory (CAM) using the analog Source: Solid State Circuits Technologies, Book edited by: Jacobus W. Swart, ISBN 978-953-307-045-2, pp. 462, January 2010, INTECH, Croatia, downloaded from SCIYO.COM

[1]  Makoto Ikeda,et al.  Hierarchical Multi-Chip Architecture for High Capacity Scalability of Fully Parallel Hamming-Distance Associative Memories , 2004 .

[2]  Tadashi Shibata,et al.  A fast self-convergent flash-memory programming scheme for MV and analog data storage , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  A. Toriumi,et al.  Programmable single-electron transistor logic for low-power intelligent Si LSI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  T. Hiramoto,et al.  Room-temperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  Tadashi Shibata,et al.  Soft-Computing Integrated Circuits for Intelligent Information Processing , 1999 .

[6]  Tobi Delbriick.  "Bump" Circuits for Computing Similarity and Dissimilarity of Analog Voltages , 1991 .

[7]  Tadashi Shibata,et al.  Compact Bell-Shaped Analog Matching-Cell Module for Digital-Memory-Based Associative Processors , 2008 .

[8]  Trong Tu Bui,et al.  A multi-core/multi-chip scalable architecture of associative processors employing bell-shaped analog matching cells , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[9]  Asad A. Abidi,et al.  An 8 b CMOS vector A/D converter , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  H. Ishiwara,et al.  Ferroelectric neuron integrated circuits using SrBi/sub 2/Ta/sub 2/O/sub 9/-gate FET's and CMOS Schmitt-trigger oscillators , 2000 .

[11]  Kiyoto Ito,et al.  A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture , 2002 .

[12]  Tadashi Shibata,et al.  Neuron-MOS correlator based on Manhattan distance computation for event recognition hardware , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[13]  Hans Jurgen Mattausch,et al.  Mixed Digital–Analog Associative Memory Enabling Fully-Parallel Nearest Euclidean Distance Search , 2007 .

[14]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[15]  M. Ogawa,et al.  NMOS-based gaussian-element-matching analog associative memory , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[16]  Tadashi Shibata,et al.  Analog Soft-Pattern-Matching Classifier using Floating-Gate MOS Technology , 2001, NIPS.

[17]  Stilianos Siskos,et al.  A floating gate CMOS Euclidean distance calculator and its application to hand-written digit recognition , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).

[18]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[19]  Makoto Ikeda,et al.  A word-parallel digital associative engine with wide search range based on Manhattan distance , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[20]  G. Cauwenberghs,et al.  A low-power CMOS analog vector quantizer , 1997 .

[21]  T. Nakamura,et al.  A ferroelectric associative memory technology employing heterogate FGMOS structure , 2005, IEEE Transactions on Electron Devices.

[22]  David V. Anderson,et al.  A floating-gate vector-quantizer , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[23]  T. Shibata,et al.  A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[24]  Kazuhiko Matsumoto,et al.  Room temperature operation of a single electron transistor made by the scanning tunneling microscope nanooxidation process for the TiOx/Ti system , 1996 .

[25]  Tadashi Shibata,et al.  A scalable architecture of associative processors employing nano functional devices , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[26]  R. Canegallo,et al.  55GCPS CAM using 5b analog flash , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[27]  Paul E. Hasler,et al.  A programmable floating-gate bump circuit with variable width , 2005, 2005 IEEE International Symposium on Circuits and Systems.