An Integrated Linear Regulator With Fast Output Voltage Transition for Dual-Supply SRAMs in DVFS Systems

Dynamic voltage and frequency scaling (DVFS) is an effective way for system-level power saving. However, lowering the supply voltage may cause some concerns including yield loss and speed degradation. This paper presents a fully integrated linear regulator that can dynamically assign the supply voltage of a SRAM cell to improve the read and write margins in a DVFS system. To minimize the timing overhead during mode transitions, this design adopts two separate feedback loops for reference tracking and load regulation. Individual loop optimization makes a fast transient response possible. To verify this concept, a prototype regulator without an external component was designed with a 1.8-V 0.18-μm CMOS. The output voltage could be freely set between 0.9-1.7 V. With a 0.1-V step, the measured rising and falling time was within 10 and 35 ns, respectively. The maximum current efficiency was 94.7% under a 20-mA current loading.

[1]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[2]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[4]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[5]  Meng-Fan Chang,et al.  Wide $V_{\rm DD}$ Embedded Asynchronous SRAM With Dual-Mode Self-Timed Technique for Dynamic Voltage Systems , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  M. Takamiya,et al.  $V_rm DD$-Hopping Accelerators for On-Chip Power Supply Circuit to Achieve Nanosecond-Order Transient Time , 2006, IEEE Journal of Solid-State Circuits.

[7]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[8]  Po-Chiun Huang,et al.  An integrated linear regulator with fast output voltage transition for SRAM yield improvement , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[9]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[10]  Fred C. Lee,et al.  Design considerations for VRM transient response based on the output impedance , 2003 .

[11]  Masahiro Nomura,et al.  A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.

[12]  A.P. Chandrakasan,et al.  A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[13]  Tetsuo Endoh,et al.  An on-chip 96.5% current efficiency CMOS linear regulator using a flexible control technique of output current , 2001 .

[14]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[15]  Shi-Yu Huang,et al.  Resilient Self-V$_{\rm DD}$-Tuning Scheme With Speed-Margining for Low-Power SRAM , 2009, IEEE Journal of Solid-State Circuits.

[16]  T. Fujiyoshi,et al.  A 63-mW H.264/MPEG-4 audio/visual codec LSI with module-wise dynamic Voltage/frequency scaling , 2006, IEEE Journal of Solid-State Circuits.

[17]  Chia-Fu Lee,et al.  On-Chip Voltage Down Converter to Improve SRAM Read/Write Margin and Static Power for Sub-Nano CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[18]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[19]  José Silva-Martínez,et al.  A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  H. Pilo,et al.  An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.

[21]  A. Chandrakasan,et al.  A Reconfigurable 8 T Ultra-Dynamic Voltage Scalable ( U-DVS ) SRAM in 65 nm CMOS , 2009 .

[22]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.