Multi-parallel Architecture for MD5 Implementations on FPGA with Gigabit-level Throughput

Multi-parallel architecture for MD5 (Message-Digest Algorithm 5) implemented on FPGA (Field-Programmable Gate Array) is presented in this paper. To accelerate the speed, a general architecture for Host Computer and FPGAs is proposed. The MD5 implementation is presented. Besides the internal parallelization of MD5 modules, FPGAs can be easily duplicated and connected to Ethernet LAN. The design was implemented on Cyclone II EP2C35F672C6. For a single board, a throughput of 4.3Gbps was achieved with 30,134 logic elements and 12 concurrent MD5 modules, and 13.0Gbps was recorded with 3 parallel FPGAs. The performance is higher compared to other recently published works.

[1]  Fayez Gebali,et al.  An FPGA design of a unified hash engine for IPSec authentication , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[2]  Lam H. Nguyen,et al.  Asymmetric Core Computing for U.S. Army High-Performance Computing Applications , 2009 .

[3]  Matti Tommiska,et al.  Hardware Implementation Analysis of the MD5 Hash Algorithm , 2005, Proceedings of the 38th Annual Hawaii International Conference on System Sciences.

[4]  Anh Tuan Hoang,et al.  Multi-stage Pipelining MD5 Implementations on FPGA with Data Forwarding , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[5]  Han-Chieh Chao,et al.  FPGA authentication header (AH) implementation for Internet appliances , 2005, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05).