论文信息 - Programmable switched-capacitor bump equalizer architecture

Programmable switched-capacitor bump equalizer architecture

A versatile and economical switched-capacitor (SC) equalizing structure to compensate attenuation characteristics is presented. The monolithic SC bump equalizer has three operational amplifiers and six capacitor banks to independently control the center frequency, bandwidth, and peak voltage gain steps for the bump (and dip) frequency response. The bump equalizer has been integrated using 3- mu m CMOS (p-well) technology and occupies an area of 3.36 mm/sup 2/, including an additional test amplifier and test buffer. The circuit operating from +or-5-V power supplies typically dissipates 60 mW when sampled at 75 kHz. >

Edgar Sanchez-Sinencio | J. F. Duque-Carrillo | Jose Silva-Martinez

[1] M. A. Copeland,et al. Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[2] H. W. Bode. Variable equalizers , 1938 .

[3] Michel Steyaert,et al. A micropower fourth-order elliptical switched-capacitor low-pass filter , 1987 .

[4] D.B. Cox. A digitally programmable switched-capacitor universal active filter/oscillator , 1983, IEEE Journal of Solid-State Circuits.

[5] R. Cordell,et al. A new family of active variable equalizers , 1982 .

[6] Edgar Sanchez-Sinencio,et al. Biquadratic SC filters with small GB effects , 1984 .