Comprehensive performance and robustness analysis of 2D turn models for network-on-chips

Routing algorithms play an important role in Network-on-Chip (NoC) based System-on-Chips. Turn model based routing disallows some of the turns in order to avoid deadlock, while providing partial adaptivity. In this paper, all 2D uniform turn models are examined for deadlock freeness and connectivity; 50 deadlock free turn models are extracted that provide full connectivity in the network. An extended adaptivity metric is introduced to classify the turn models; all extracted turn models are compared in terms of adaptivity, robustness and latency. Experimental results identify the most robust turn models and the most efficient ones in terms of latency.

[1]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[2]  Mahdi Nikdast,et al.  An Innovational Intermittent Algorithm in Networks-On-Chip (NOC) , 2008 .

[3]  Hamid Sarbazi-Azad,et al.  Performance comparison of partially adaptive routing algorithms , 2006, 20th International Conference on Advanced Information Networking and Applications - Volume 1 (AINA'06).

[4]  Vincenzo Catania,et al.  Neighbors-on-Path: A New Selection Strategy for On-Chip Networks , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.

[5]  Shigeyoshi Watanabe,et al.  An Adaptive Routing of the 2-D Torus Network Based on Turn Model , 2013, 2013 First International Symposium on Computing and Networking.

[6]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[7]  Salvatore Monteleone,et al.  Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).

[8]  José Duato,et al.  A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks , 1993, IEEE Trans. Parallel Distributed Syst..

[9]  Saad Mubeen,et al.  Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[10]  Jaan Raik,et al.  SoCDep2: A framework for dependable task deployment on many-core systems under mixed-criticality constraints , 2016, 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[11]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[12]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.