Investigation of the power-clock network impact on adiabatic logic
暂无分享,去创建一个
[1] J. S. Denker,et al. A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[2] Vojin G. Oklobdzija,et al. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[3] Antonios Bazigos,et al. Ultra-low-energy adiabatic dynamic logic circuits using nanoelectromechanical switches , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[4] Vojin G. Oklobdzija,et al. Pass-transistor adiabatic logic using single power-clock supply , 1997 .
[5] Gaël Pillonnet,et al. Efficiency Comparison of Inductor-, Capacitor-, and Resonant-Based Converters Fully Integrated in CMOS Technology , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[6] William C. Athas,et al. Reversible logic issues in adiabatic CMOS , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.
[7] Roberto Saletti,et al. Ultralow-power adiabatic circuit semi-custom design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] John Stewart Denker,et al. Adiabatic dynamic logic , 1995 .
[9] Josef A. Nossek,et al. Optimal charging of capacitors , 2000 .
[10] Malgorzata Marek-Sadowska,et al. Power Delivery for Multicore Systems , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Alexandre Valentian,et al. Limits of CMOS Technology and Interest of NEMS Relays for Adiabatic Logic Applications , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.