论文信息 - Reduced Reconfigurable Logic Circuit Design Based on Double Gate CNTFETs Using Ambipolar Binary Decision Diagram - 字舞流文

Reduced Reconfigurable Logic Circuit Design Based on Double Gate CNTFETs Using Ambipolar Binary Decision Diagram

Shigeyoshi Watanabe | Manabu Kobayashi | Hiroshi Ninomiya

[1] J. Knoch,et al. High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[2] Paul Beckett,et al. A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3] Ian O'Connor,et al. Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[4] I. Hassoune,et al. Double-gate MOSFET based reconfigurable cells , 2007 .

[5] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[6] Frédéric Gaffiot,et al. CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7] Ian O'Connor,et al. Fine-grain reconfigurable logic cells based on double-gate CNTFETs , 2011, GLSVLSI '11.