Analysis of hot-carrier degradation in a SOI LDMOS transistor with a steep retrograde drift doping profile

This paper reports the electrical performances of a RF SOI power LDMOS transistor with a retrograde doping profile in the entire drift region. A comparison between retrograde and conventional uniformly doped drift SOI power LDMOS transistors is provide by means of a numerical simulation analysis. The proposed structures exhibit better performances in terms of trapped electron distribution and transconductance degradation with no modification of the breakdown voltage capability. Simulation results show that, at a given bias conditions, the reduction of lateral electric field peak at the silicon surface due to the implementation of the retrograde doping profile accounts for the observed reduction of the hot carrier degradation effect.

[1]  Souvik Mahapatra,et al.  A study of hot-carrier induced interface-trap profiles in lateral asymmetric channel MOSFETs using a novel charge pumping technique , 2001 .

[2]  Eiji Takeda,et al.  Hot-Carrier Effects in MOS Devices , 1995 .

[3]  T. Nigam,et al.  Nature and location of interface traps in RF LDMOS due to hot carriers , 2004 .

[4]  W. Jungling,et al.  Suppression of hot-carrier effects in submicrometer CMOS technology , 1988 .

[5]  Chenming Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984, IEEE Transactions on Electron Devices.

[6]  Krishna Shenai,et al.  Design and modeling of bulk and SOI power LDMOSFETs for RF wireless applications , 2000 .

[7]  J. Pimbley,et al.  Buried and graded/buried LDD structures for improved hot-electron reliability , 1986, IEEE Electron Device Letters.

[8]  W. Hansch,et al.  A new self-consistent modeling approach to investigating MOSFET degradation , 1990, IEEE Electron Device Letters.

[9]  Il-Jung Kim,et al.  Device characteristics of a 30-V-class thin-film SOI power MOSFET , 1996 .

[10]  A. T. Salama,et al.  A 2 GHz, 60V-class, SOI power LDMOSFET for base station applications , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[11]  A. Tasch,et al.  A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET's , 1996 .

[12]  G. Groeseneken,et al.  Hot-carrier degradation phenomena in lateral and vertical DMOS transistors , 2004, IEEE Transactions on Electron Devices.