A novel memory bus driver/receiver architecture for higher throughput

A high-speed memory bus interface which enables greater throughput for data reads and writes is described in this paper. Current mode CMOS logic synthesis methods are used to implement multi-valued logic (MVL) functions to create a high bandwidth bus. First, a fundamental bi-directional data bus for multiple logic levels is presented. Then a bi-directional data bus with impedance matching terminators is presented. Finally a novel Adaptive Multi-Level Simultaneous bi-directional Transceiver (AMLST) bus structure for cache or main memory is proposed. The proposed bus can balance the memory channel bandwidth with the instruction execution rate of modern processors. Despite the problems encountered in implementing complete systems with MVL circuits, among which are circuit speed and design automation support, there is great potential in the future for this approach.

[1]  Michitaka Kameyama,et al.  Multiple-valued arithmetic integrated circuits based on 1.5 V-supply dual-rail source-coupled logic , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[2]  K. Wayne Current.  Memory circuits for multiple valued logic voltage signals , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[3]  Chung Len Lee,et al.  On designing of 4-valued memory with double-gate TFT , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[4]  Jens Kargaard Madsen,et al.  A high-speed interconnect network using ternary logic , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[5]  Mostafa H. Abd-El-Barr,et al.  On the synthesis of MVL functions for current-mode CMOS circuits implementation , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.

[6]  Fong Pong,et al.  Missing the Memory Wall: The Case for Processor/Memory Integration , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[7]  K. Wayne Current.  A current-mode CMOS algorithmic analog-to-quaternary converter circuit , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.

[8]  P. Glenn Gulak,et al.  Dynamic current-mode multi-valued MOS memory with error correction , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.