A Scalable Flexible SOM NoC-Based Hardware Architecture

In this paper , a parallel hardware implementation of a self-organizing map (SOM) is presented. Practical scalability and flexibility are the main architecture features which are obtained by using a Network-on-chip (NoC) approach for communication between neurons. The presented hardware architecture allows on-line learning and can be easily adapted for a large variety of applications without a considerable design effort. A hardware \(5\times 5\) SOM was validated through the FPGA implementation and its performances at a working frequency of 200 MHz for a 32-element input vector reach 724 MCUPS in the learning and 1168 MCPS in the recall phase.

[1]  Witold Pedrycz,et al.  Programmable triangular neighborhood function for kohonen self-organizing map implemented on chip , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[2]  Young-Seuk Park,et al.  Self-Organizing Map , 2008 .

[3]  Charu C. Aggarwal,et al.  On the Surprising Behavior of Distance Metrics in High Dimensional Spaces , 2001, ICDT.

[4]  Witold Pedrycz,et al.  Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology , 2016, IEEE Transactions on Neural Networks and Learning Systems.

[5]  Muhammad Taher Abuelma'atti,et al.  A RECONFIGURABLE GAUSSIAN/TRIANGULAR BASIS FUNCTIONS COMPUTATION CIRCUIT , 2006, IEEE International Conference on Computer Systems and Applications, 2006..

[6]  Rafael Gadea Gironés,et al.  A hardware design of a massive-parallel, modular NN-based vector quantizer for real-time video coding , 2008, Microprocess. Microsystems.

[7]  Erzsébet Merényi,et al.  A reconfigurable neuroprocessor for self-organizing feature maps , 2013, Neurocomputing.

[8]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[9]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[10]  Elias S. Manolakos,et al.  High Throughput Systolic SOM IP Core for Fpgas , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[11]  Yutaka Maeda,et al.  Improved Learning Performance of Hardware Self-Organizing Map Using a Novel Neighborhood Function , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[12]  Teuvo Kohonen,et al.  The self-organizing map , 1990, Neurocomputing.