DMPDS: A Fast Motion Estimation Algorithm Targeting High Resolution Videos and Its FPGA Implementation

This paper presents a new fastmotion estimation (ME) algorithm targeting high resolution digital videos and its efficient hardware architecture design. The new Dynamic Multipoint Diamond Search (DMPDS) algorithm is a fast algorithm which increases the ME quality when compared with other fast ME algorithms. The DMPDS achieves a better digital video quality reducing the occurrence of local minima falls, especially in high definition videos. The quality results show that the DMPDS is able to reach an average PSNR gain of 1.85 dB when compared with the well-known Diamond Search (DS) algorithm. When compared to the optimum results generated by the Full Search (FS) algorithm the DMPDS shows a lose of only 1.03 dB in the PSNR. On the other hand, the DMPDS reached a complexity reduction higher than 45 times when compared to FS. The quality gains related to DS caused an expected increase in the DMPDS complexity which uses 6.4-times more calculations than DS. The DMPDS architecture was designed focused on high performance and low cost, targeting to process Quad Full High Definition (QFHD) videos in real time (30 frames per second). The architecture was described in VHDL and synthesized to Altera Stratix 4 and Xilinx Virtex 5 FPGAs. The synthesis results show that the architecture is able to achieve processing rates higher than 53 QFHD fps, reaching the real-time requirements. The DMPDS architecture achieved the highest processing rate when compared to related works in the literature. This high processing rate was obtained designing an architecture with a high operation frequency and low numbers of cycles necessary to process each block.

[1]  Yeong-Kang Lai,et al.  Hybrid parallel motion estimation architecture based on fast top-winners search algorithm , 2010, IEEE Transactions on Consumer Electronics.

[2]  S. Bampi,et al.  Real time QFHD motion estimation architecture for DMPDS algorithm , 2012, 2012 VIII Southern Conference on Programmable Logic.

[3]  Sergio Bampi,et al.  An efficient ME architecture for high definition videos using the new MPDS algorithm , 2011, SBCCI '11.

[4]  Iain E. G. Richardson,et al.  Video Codec Design: Developing Image and Video Compression Systems , 2002 .

[5]  Pao-Chi Chang,et al.  An H.264 spatio-temporal hierarchical fast motion estimation algorithm for high-definition video , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[6]  Kai-Kuang Ma,et al.  A new diamond search algorithm for fast block-matching motion estimation , 2000, IEEE Trans. Image Process..

[7]  Luciano Volcan Agostini,et al.  A High-Throughput Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Targeting High-Definition Videos , 2011, Int. J. Reconfigurable Comput..

[8]  Marcelo Porto,et al.  High efficient motion estimation architecture with integrated Motion Compensation and FME support , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[9]  Youn-Long Lin,et al.  A high performance three-engine architecture for H.264/AVC fractional motion estimation , 2008, 2008 IEEE International Conference on Multimedia and Expo.

[10]  Wen Gao,et al.  A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Ilker Hamzaoglu,et al.  Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation , 2009, IEEE Transactions on Consumer Electronics.

[12]  Timo Hämäläinen,et al.  A Configurable Motion Estimation Architecture for Block-Matching Algorithms , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[13]  Joint Video Team Draft ITU-T Recommendation and Final draft international standard of joint video specification , 2003 .

[14]  Mert Cetin,et al.  An adaptive true motion estimation algorithm for frame rate conversion of high definition video and its hardware implementations , 2011, IEEE Transactions on Consumer Electronics.