FSK demodulator and FPGA based BER measurement system for low IF receivers

This paper presents a binary frequency shift keying (BFSK) demodulator for low intermediate frequency (IF) receivers and an FPGA based bit error rate (BER) measurement platform for the same. The custom made demodulator is fabricated in 180 nm CMOS mixed mode technology, which occupies an area of 0.09 mm2 and consumes 80 μW power from 1.8 V supply. When integrated with a low IF (2 MHz) receiver front end for Medical Device Radio Communication (MedRadio) spectrum at 400 MHz, the measured BER was less than 10−3 at a data rate of 200 kbps for an FSK frequency deviation of 150 kHz.

[1]  Hoi-Jun Yoo,et al.  A 490uW fully MICS compatible FSK transceiver for implantable devices , 2009, 2009 Symposium on VLSI Circuits.

[2]  Po-Chiun Huang,et al.  A 1.2-V CMOS Limiter / RSSI / Demodulator for Low-IF FSK Receiver , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Po-Chiun Huang,et al.  A mixed-signal phase-domain FSK demodulator for BLE single-path low-IF receiver , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.