Scan Flip-Flop Ordering with Delay and Power Minimization during Testing

Scan chain design is a major issue in circuit testing to minimize test overheads like area, delay and power. A number of works have been presented in the literature to optimize either delay or power by scan-chain reordering. Reordering for power minimization has been criticized mostly as it modifies the scan delay significantly, increasing test time. This paper presents a Genetic Algorithm based formulation to provide a trade-off between delay and power minimization in scan chain reordering to come up with the order of flip-flops on the chain based upon a weighted cost function of delay and power consumption metrics.

[1]  Melvin A. Breuer,et al.  Ordering storage elements in a single scan chain , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[2]  Douglas A. Pucknell,et al.  Basic VLSI Design , 1987 .

[3]  S. Chakravarty,et al.  Two techniques for minimizing power dissipation in scan circuits during test application , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[4]  Paulo F. Flores,et al.  Assignment and reordering of incompletely specified pattern sequences targetting minimum power dissipation , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[5]  Patrick Girard,et al.  Power driven chaining of flip-flops in scan architectures , 2002, Proceedings. International Test Conference.

[6]  Shantanu Gupta,et al.  Flip-flop chaining architecture for power-efficient scan during test application , 2005, 14th Asian Test Symposium (ATS'05).

[7]  Hao-Yung Lo,et al.  A distributive D-algorithm for generating the test pattern for faulty combinational circuit , 1989 .

[8]  Arnaud Virazel,et al.  Design of routing-constrained low power scan chains , 2004 .

[9]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[10]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..